

# Quad Channel,  $128 - / 256$ -Position,  $I^2C$ , Nonvolatile Digital Potentiometer

### <span id="page-0-0"></span>**FEATURES**

**10 kΩ and 100 kΩ resistance options Resistor tolerance: 8% maximum Wiper current: ±6 mA Low temperature coefficient: 35 ppm/°C Wide bandwidth: 3 MHz Fast start-up time < 75 µs Linear gain setting mode Single- and dual-supply operation Independent logic supply: 1.8 V to 5.5 V Wide operating temperature: −40°C to +125°C 3 mm × 3 mm package 4 kV ESD protection** 

### <span id="page-0-1"></span>**APPLICATIONS**

**Portable electronics level adjustment LCD panel brightness and contrast controls Programmable filters, delays, and time constants Programmable power supplies** 

### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ±8% and up to ±6 mA current density in the Ax, Bx, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through the  $R_{AW}$  and  $R_{WB}$  string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making the devices suitable for filter design.

The low wiper resistance of only 40  $\Omega$  at the ends of the resistor array allows for pin-to-pin connection.

The wiper values can be set through an I<sup>2</sup>C-compatible digital interface that is also used to read back the wiper register and EEPROM contents.

Th[e AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) are available in a compact, 16-lead, 3 mm  $\times$ 3 mm LFCSP. The parts are guaranteed to operate over the extended industrial temperature range of −40°C to +125°C.

**Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5123_5143.pdf&page=%201&product=AD5123%20AD5143&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# Data Sheet **[AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143)**

#### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

#### **Table 1. Family Models**



<sup>1</sup> Two potentiometers and two rheostats.

# TABLE OF CONTENTS





### <span id="page-1-0"></span>**REVISION HISTORY**

**10/12—Revision 0: Initial Version**

# <span id="page-2-0"></span>**SPECIFICATIONS**

## <span id="page-2-1"></span>**ELECTRICAL CHARACTERISTICS[—AD5123](http://www.analog.com/AD5123)**

 $V_{DD}$  = 2.3 V to 5.5 V,  $V_{SS}$  = 0 V;  $V_{DD}$  = 2.25 V to 2.75 V,  $V_{SS}$  = −2.25 V to −2.75 V; −40°C < T<sub>A</sub> < +125°C, unless otherwise noted.





# <span id="page-4-1"></span><span id="page-4-0"></span>Data Sheet **AD5123/AD5143**



<sup>1</sup> Typical values represent average readings at 25°C, V<sub>DD</sub> = 5 V, and V<sub>ss</sub> = 0 V.<br><sup>2</sup> Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the mi

positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to  $(0.7 \times V_{\text{DD}})/R_{AB}$ .<br><sup>3</sup> Guaranteed by design and characterization, not subject to p

<sup>4</sup> INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of  $\pm$ 1 LSB maximum are quaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>6</sup> Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

<sup>7</sup> Different from operating current; supply current for EEPROM read lasts approximately 20 µs.<br><sup>8</sup> P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>).<br><sup>9</sup> All dynamic characteristics use V<sub>DD</sub>/V<sub>SS</sub> = ±2.5 V.

<sup>16</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at –40°C to +125°C.<br><sup>10</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at –40°C to +1 derates with junction temperature in the Flash/EE memory.

### <span id="page-5-0"></span>**ELECTRICAL CHARACTERISTICS[—AD5143](http://www.analog.com/AD5143)**

 $V_{DD}$  = 2.3 V to 5.5 V,  $V_{SS}$  = 0 V;  $V_{DD}$  = 2.25 V to 2.75 V,  $V_{SS}$  = −2.25 V to −2.75 V; −40°C < T<sub>A</sub> < +125°C, unless otherwise noted.





# Data Sheet **AD5123/AD5143**

<span id="page-6-0"></span>

<span id="page-7-1"></span><span id="page-7-0"></span>

<sup>1</sup> Typical values represent average readings at 25°C, V<sub>DD</sub> = 5 V, and V<sub>ss</sub> = 0 V.<br><sup>2</sup> Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the mi positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to (0.7 × V<sub>DD</sub>)/R<sub>AB</sub>.<br><sup>3</sup> Guaranteed by design and characterization, not subject to pr

<sup>4</sup> INL and DNL are measured at V<sub>WB</sub> with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V. DNL specification limits of  $\pm$ 1 LSB maximum are quaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

<sup>6</sup> Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

<sup>7</sup> Different from operating current; supply current for EEPROM read lasts approximately 20 µs.<br><sup>8</sup> P<sub>DISS</sub> is calculated from (I<sub>DD</sub> × V<sub>DD</sub>).

<sup>9</sup> All dynamic characteristics use V<sub>DD</sub>/V<sub>ss</sub> = ±2.5 V.<br><sup>10</sup> Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at —40°C to +125°C.<br><sup>11</sup> Retention lifetime equivalent at junction tem derates with junction temperature in the Flash/EE memory.

### <span id="page-8-1"></span><span id="page-8-0"></span>**INTERFACE TIMING SPECIFICATIONS**

 $V_{DD}$  = 2.3 V to 5.5 V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

#### **Table 4. I<sup>2</sup> C Interface**



<sup>1</sup> Maximum bus capacitance is limited to 400 pF.

<sup>2</sup> The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.

EMC behavior of the part.<br><sup>3</sup> Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.

<sup>4</sup> EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.

 $5$  Maximum time after  $V_{DD} - V_{SS}$  is equal to 2.3 V.

## <span id="page-9-0"></span>**SHIFT REGISTER AND TIMING DIAGRAMS**

<span id="page-9-2"></span><span id="page-9-1"></span>

# <span id="page-10-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### <span id="page-10-8"></span>**Table 5.**



<span id="page-10-4"></span> $1$  Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

<span id="page-10-5"></span> $2 d$  = pulse duty factor.

<span id="page-10-6"></span><sup>3</sup> Includes programming of EEPROM memory.

<span id="page-10-7"></span><sup>4</sup> Human body model (HBM) classification.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### <span id="page-10-1"></span>**THERMAL RESISTANCE**

 $\theta_{IA}$  is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

### **Table 6. Thermal Resistance**

<span id="page-10-3"></span>

<sup>1</sup> JEDEC 2S2P test board, still air (0 m/sec airflow).

### <span id="page-10-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-11-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



### **Table 7. Pin Function Descriptions**



# <span id="page-12-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

<span id="page-12-1"></span>

*Figure 7. INL vs. Code [\(AD5143\)](http://www.analog.com/AD5143)*











*Figure 12. Potentiometer Mode Temperature Coefficient ((ΔV<sub>W</sub>/V<sub>W</sub>)/ΔT × 10<sup>6</sup>) vs. Code* 











Rev. 0 | Page 14 of 28







*Figure 18. Total Harmonic Distortion Plus Noise (THD + N) vs. Frequency*



*Figure 19. Normalized Phase Flatness vs. Frequency, R<sub>AB</sub>* = 10 kΩ

#### **10 0 0x80 (0x40)** TTM TTM **TTTM** TM **0x40 (0x20)** ш **–10 0x20 (0x10)** ₩ TTM TTM Ш **–20 0x10 (0x08) 0x8 (0x04)** mm TTM mm ╥ **–30** (dB) **0x4 (0x02) TTTTI TITULI TTIII** T **GAIN (dB)** ┯ ่ ऻऻऻऻऻऻऻ **0x2 (0x01)** ───── GAIN ( **–40** ₩ **0x1 (0x00)** ┯ ┯╫ i i ili H  $\Box$ H n T **–50** ╥ **0x00** Ш -111 Ш **–60** Ш **–70 –80** T TITUL **AD5143 (AD5123) –90** 0878-020 10878-020 **10 100 1k 10k 100k 1M 10M FREQUENCY (Hz)**

*Figure 20. 100 kΩ Gain vs. Frequency and Code*



*Figure 21. Total Harmonic Distortion Plus Noise (THD + N) vs. Amplitude*



*Figure 22. Normalized Phase Flatness vs. Frequency, RAB = 100 kΩ*

## Data Sheet **AD5123/AD5143**



*Figure 23. Incremental Wiper On Resistance vs. Positive Power Supply (V<sub>DD</sub>)* 



*Figure 24. Maximum Bandwidth vs. Code and Net Capacitance* 



*Figure 25. Maximum Transition Glitch*



*Figure 26. Resistor Lifetime Drift*



*Figure 27. Power Supply Rejection Ratio (PSRR) vs. Frequency*



*Figure 28. Digital Feedthrough* 

# Data Sheet **AD5123/AD5143**



*Figure 29. Shutdown Isolation vs. Frequency* 



# <span id="page-17-0"></span>TEST CIRCUITS

[Figure 31](#page-17-1) to [Figure 35](#page-17-2) define the test conditions used in the [Specifications](#page-2-0) section.



<span id="page-17-1"></span>*Figure 31. Resistor IntegralNonlinearity Error (Rheostat Operation; R-INL, R-DNL)*



*Figure 34. Power Supply Sensitivity and Power Supply Rejection Ratio (PSS, PSRR)* 



<span id="page-17-2"></span>*Figure 35. Incremental On Resistance*



*Figure 32. Potentiometer Divider Nonlinearity Error (INL, DNL)*



# <span id="page-18-0"></span>THEORY OF OPERATION

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of  $V_{SS} < V_{TERM} < V_{DD}$ . The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input register) can be used to preload the RDAC register data.

The RDAC register can be programmed with any position setting using the I<sup>2</sup>C interface (depending on the model). When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

### <span id="page-18-1"></span>**RDAC REGISTER AND EEPROM**

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 [\(AD5143,](http://www.analog.com/AD5143) 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the digital interface (se[e Table 9\)](#page-19-0).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (se[e Table 9\)](#page-19-0). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see [Table 9\)](#page-19-0).

Alternatively, the EEPROM can be written to independently using Command 11 (se[e Table 15\)](#page-22-0).

### <span id="page-18-2"></span>**INPUT SHIFT REGISTER**

For th[e AD5123](http://www.analog.com/AD5123)[/AD5143,](http://www.analog.com/AD5143) the input shift register is 16 bits wide, as shown in [Figure 2.](#page-9-2) The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the [AD5143](http://www.analog.com/AD5143) RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.

Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in [Table 9](#page-19-0) and [Table 15.](#page-22-0)

### <span id="page-18-3"></span>**I 2 C SERIAL DATA INTERFACE**

Th[e AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) has 2-wire, I<sup>2</sup>C-compatible serial interfaces. These devices can be connected to an  $I^2C$  bus as a slave device, under the control of a master device. Se[e Figure 3](#page-9-1) for a timing diagram of a typical write sequence.

Th[e AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) supports standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an  $R/\overline{W}$  bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.

If the R/W bit is set high, the master reads from the slave device. However, if the  $R/\overline{W}$  bit is set low, the master writes to the slave device.

- 2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

## <span id="page-18-4"></span>**I 2 C ADDRESS**

The facility to make hardwired changes to ADDR allows the user to incorporate up to three of these devices on one bus as outlined in [Table 8.](#page-18-5)

### <span id="page-18-5"></span>**Table 8. I 2 C Address Selection**



<sup>1</sup> Not available in bipolar mode ( $V_{ss}$  < 0 V).



#### <span id="page-19-0"></span>**Table 9. Reduced Commands Operation Truth Table**

 $1 X =$  don't care.

### **Table 10. Reduced Address Bits Table**



 $1 X =$  don't care.

### <span id="page-20-0"></span>**ADVANCED CONTROL MODES**

Th[e AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (se[e Table 15](#page-22-0) and [Table 17\)](#page-23-0).

Key programming features include the following:

- Input register
- Linear gain setting mode
- Low wiper resistance feature
- Linear increment and decrement instructions
- ±6 dB increment and decrement instructions
- Burst mode ( $I^2C$  only)
- Reset
- Shutdown mode

### *Input Register*

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back using Command 3 (se[e Table 15\)](#page-22-0).

This feature allows a synchronous and asynchronous update of one or all of the RDAC registers at the same time.

The transfer from the input register to the RDAC register is done synchronously by Command 8 (se[e Table 15\)](#page-22-0).

If new data is loaded in an RDAC register, this RDAC register automatically overwrites the associated input register.

### *Linear Gain Setting Mode*

The patented architecture of th[e AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) allows the independent control of each string resistor,  $R_{AW}$ , and  $R_{WR}$ . To enable linear gain setting mode, use Command 16 (se[e Table 15\)](#page-22-0) to set Bit D2 of the control register (se[e Table 17\)](#page-23-0).

This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary,  $R_{AW} = R_{AB} - R_{WB}$ .

This mode enables a second input and an RDAC register per channel, as shown in [Table 16;](#page-22-1) however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear setting gain modes. The parts restore in potentiometer mode after a reset or power-up.

#### *Low Wiper Resistance Feature*

Th[e AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) include two commands to reduce the wiper resistance between the terminals when the devices achieve full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as  $R_{TS}$ . Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as  $R_{\text{R}c}$ .

The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see [Table 15\)](#page-22-0); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (se[e Table 15\)](#page-22-0).

[Table 11](#page-20-1) and [Table 12](#page-20-2) show the truth tables for the top scale position and the bottom scale position, respectively, when the potentiometer or linear gain setting mode is enabled.

#### <span id="page-20-1"></span>**Table 11. Top Scale Truth Table**



#### <span id="page-20-2"></span>**Table 12. Bottom Scale Truth Table**



#### *Linear Increment and Decrement Instructions*

The increment and decrement commands (Command 4 and Command 5 i[n Table 15\)](#page-22-0) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.

For an increment command, executing Command 4 automatically moves the wiper to the next resistance RDAC position. This command can be executed in a single channel or multiple channels.

#### *±6 dB Increment and Decrement Instructions*

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6, and the −6 dB decrement is activated by Command 7 (se[e Table 15\)](#page-22-0). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the fullscale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see [Table 13\)](#page-21-1).

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by −6 dB halves the register value. Internally, the [AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

#### <span id="page-21-1"></span>**Table 13. Detailed Left Shift and Right Shift Functions for the ±6 dB Step Increment and Decrement**



### *Burst Mode*

By enabling the burst mode, multiple data bytes can be sent to the part consecutively. After the command byte, the part interprets the consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.

The burst mode is activated by setting Bit D3 of the control register (see [Table 17\)](#page-23-0).

#### *Reset*

Th[e AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) can be reset through software by executing Command 14 (se[e Table 15\)](#page-22-0). The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately 30 µs. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale.

#### *Shutdown Mode*

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) can be placed in shutdown mode by executing the software shutdown command, Command 15 (see [Table 15\)](#page-22-0), and setting the LSB (D0) to 1. This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open-circuited, and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of 40  $\Omega$  is present. When the device is configured in linear gain setting mode, the resistor addressed,  $R_{AW}$  or  $R_{WB}$ , is internally place at high impedance. [Table 14](#page-21-2) shows the truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed i[n Table 15](#page-22-0) are supported while in shutdown mode. Execute Command 15 (see [Table 15\)](#page-22-0) and set the LSB (D0) to 0 to exit shutdown mode.

#### <span id="page-21-2"></span>**Table 14. Truth Table for Shutdown Mode**



### <span id="page-21-0"></span>**EEPROM OR RDAC REGISTER PROTECTION**

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (se[e Table 17\)](#page-23-0), which protects the RDAC and EEPROM registers independently.

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

# Data Sheet **AD5123/AD5143**

### <span id="page-22-0"></span>**Table 15. Advance Commands Operation Truth Table**



 $1 X = don't care.$ 

### <span id="page-22-1"></span>**Table 16. Address Bits**



## <span id="page-23-0"></span>**Table 17. Control Register Bit Descriptions**



# Data Sheet **AD5123/AD5143**

### <span id="page-24-0"></span>**RDAC ARCHITECTURE**

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, th[e AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) employ a three-stage segmentation approach, as shown i[n Figure](#page-24-2) 36. The [AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from  $V_{DD}$  and  $V_{SS}$ .



#### <span id="page-24-2"></span>*Top Scale/Bottom Scale Architecture*

In addition, the [AD5123/](http://www.analog.com/AD5123)[AD5143](http://www.analog.com/AD5143) include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 130 Ω to 60 Ω ( $R_{AB}$  = 100 kΩ). At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 60  $\Omega$  $(R<sub>AB</sub> = 100 kΩ).$ 

## <span id="page-24-1"></span>**PROGRAMMING THE VARIABLE RESISTOR**

### *Rheostat Operation—±8% Resistor Tolerance*

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown i[n Figure 37.](#page-24-3)



<span id="page-24-3"></span>*Figure 37. Rheostat Mode Configuration*

The nominal resistance between Terminal A and Terminal B, R<sub>AB</sub>, is 10 kΩ or 100 kΩ, and has 128/256 tap points accessed by the wiper terminal. The 7-bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are

#### [AD5123:](http://www.analog.com/AD5123)

$$
R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W
$$
 From 0x00 to 0x7F (1)

[AD5143:](http://www.analog.com/AD5143)

$$
R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W
$$
 From 0x00 to 0xFF (2)

where:

*D* is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ .  $R_{WA}$  also gives a maximum of 8% absolute.  $R_{WA}$  starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

#### [AD5123:](http://www.analog.com/AD5123)

$$
R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W
$$
 From 0x00 to 0x7F (3)

[AD5143:](http://www.analog.com/AD5143)

$$
R_{AW}(D) = \frac{256 - D}{256} \times R_{AB} + R_W
$$
 From 0x00 to 0xFF (4)

where:

*D* is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R<sub>w</sub>$  is the wiper resistance.

If the part is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional to the code loaded in the associate RDAC register. The general equations for this operation are

[AD5123:](http://www.analog.com/AD5123)

$$
R_{AW}(D) = \frac{D}{128} \times R_{AB} + R_W
$$
 From 0x00 to 0x7F (5)

[AD5143:](http://www.analog.com/AD5143)

$$
R_{AW}(D) = \frac{D}{256} \times R_{AB} + R_W
$$
 From 0x00 to 0xFF (6)

where:

*D* is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance.

10878-037

In the bottom scale condition or top scale condition, a finite total wiper resistance of 40  $\Omega$  is present. Regardless of which setting the part is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current of ±6 mA or to the pulse current specified i[n Table 5.](#page-10-8)  Otherwise, degradation or possible destruction of the internal switch contact can occur.

### <span id="page-25-0"></span>**PROGRAMMING THE POTENTIOMETER DIVIDER** *Voltage Output Operation*

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in [Figure 38.](#page-25-4) 



*Figure 38. Potentiometer Mode Configuration*

<span id="page-25-4"></span>Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at  $V_W$  with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$
V_{W}(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_{A} + \frac{R_{AW}(D)}{R_{AB}} \times V_{B}
$$
 (7)

where:

 $R_{WB}(D)$  can be obtained from Equation 1 and Equation 2.  $R_{AW}(D)$  can be obtained from Equation 3 and Equation 4.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors,  $R_{AW}$  and  $R_{WB}$ , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/°C.

### <span id="page-25-1"></span>**TERMINAL VOLTAGE OPERATING RANGE**

The [AD5123](http://www.analog.com/AD5123)[/AD5143](http://www.analog.com/AD5143) are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed  $V_{DD}$  are clamped by the forward-biased diode. There is no polarity constraint between  $V_A$ ,  $V_W$ , and  $V_B$ , but they cannot be higher than  $V_{DD}$  or lower than  $V_{SS}$ .



*Figure 39. Maximum Terminal Voltages Set by V<sub>DD</sub> and V<sub>SS</sub>* 

### <span id="page-25-5"></span><span id="page-25-2"></span>**POWER-UP SEQUENCE**

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (se[e Figure 39\)](#page-25-5), it is important to power up  $V_{DD}$  first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that  $V_{DD}$  is powered unintentionally. The ideal power-up sequence is  $V_{SS}$ ,  $V_{DD}$ , digital inputs, and  $V_A$ ,  $V_B$ , and  $V_w$ . The order of powering  $V_A$ ,  $V_B$ ,  $V_w$ , and digital inputs is not important as long as they are powered after  $V_{SS}$  and  $V_{DD}$ . Regardless of the power-up sequence and the ramp rates of the power supplies, once  $V_{DD}$  is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

### <span id="page-25-3"></span>**LAYOUT AND POWER SUPPLY BIASING**

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1  $\mu$ F to 10  $\mu$ F tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. [Figure 40](#page-25-6) illustrates the basic supply bypassing configuration for th[e AD5123/](http://www.analog.com/AD5123)[AD5143.](http://www.analog.com/AD5143)



<span id="page-25-6"></span>*Figure 40. Power Supply Bypassing*

# <span id="page-26-2"></span><span id="page-26-0"></span>OUTLINE DIMENSIONS



*Figure 41. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 3 mm × 3 mm Body, Very Very Thin Quad (CP-16-22) Dimensions shown in millimeters*

### <span id="page-26-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

<sup>2</sup> The evaluation board is shipped with the 10 kΩ R<sub>AB</sub> resistor option; however, the board is compatible with all of the available resistor value options.

# **NOTES**

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners[.](http://www.analog.com) D10878-0-10/12(0)**



www.analog.com

Rev. 0 | Page 28 of 28